DEC 30 2002 TECHNOLOGY CENTER 2800

ATTENTION: BOX AFTER RESPONSE UNDER 37 C.F.R. § 1.116

EXPEDITED PROCEDURE REQUESTED EXAMINING GROUP 2814 PATENT

Customer No. 22,852 Attorney Docket No. 04329.2613

In re Application of:

Katsuhiko HIEDA

For:

Sir:

follows:

HENDERSON

1300 I Street, NW Washington, DC 2000 202.408.4000

Fax 202.408.4400 www.finnegan.cor IN THE CLAIMS:

(As Amended)

Commissioner for Patents Washington, DC 20231

Application No.: 09/916,509

Filed: July 30, 2001

USING SIDE-WALL GATES TO

PREVENT PUNCH-THROUGH

Please amend claims 1 and 2 as follows:

1. (Twice Amended) A semiconductor device comprising:

a convex semiconductor layer provided on a semiconductor substrate;

FIELD EFFECT TRANSISTOR

AMENDMENT AFTER FINAL In reply to the Final Office Action dated October 24, 2002, the period for

response to which extends through January 24, 2003, please amend the application as

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Examiner: 2814

Group Art Unit: T. Le